



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) Publication number:

0 461 788 A2

(12)

EUROPEAN PATENT APPLICATION

(21) Application number: 91304973.0

(51) Int. Cl.⁵: G05F 1/46

(22) Date of filing: 31.05.91

(30) Priority: 14.06.90 JP 157902/90

(43) Date of publication of application:
18.12.91 Bulletin 91/51

(84) Designated Contracting States:
DE FR GB

(71) Applicant: MITSUBISHI DENKI KABUSHIKI
KAISHA
2-3, Marunouchi 2-chome Chiyoda-ku
Tokyo(JP)


(72) Inventor: Murakami, Shuji
c/o Mitsubishi Denki K.K. LSI Kenkyusho,
1 Mizuhara 4-chome, Itami-shi,
Hyogo-ken(JP)
Inventor: Fujishima, Kazuyasu
c/o Mitsubishi Denki K.K. LSI Kenkyusho
1 Mizuhara 4-chome, Itami-shi,
Hyogo-ken, (JP)

(74) Representative: Beresford, Keith Denis Lewis
et al
BERESFORD & Co. 2-5 Warwick Court High
Holborn
London WC1R 5DJ(GB)

(54) Semiconductor integrated circuit device.

(57) In an active mode, a transistor 61 or 63 is turned on, so that a reference voltage generator circuit 1 and an internal voltage correcting circuit 2 are activated. Consequently, an internal voltage V_{INT} which is stepped down is applied to an internal main circuit 7. Conversely, in a standby mode, a transistor 61 or 63 is turned off, so that the reference voltage generator circuit 1 and the internal voltage correcting circuit 2 are inactivated. Consequently, the current does not flow in the reference voltage generator circuit 1 and the internal voltage correcting circuit 2, resulting in reduction of a consumption power. Simultaneously, a transistor 62 or 64 is turned on, so that a source voltage Ext.Vcc is directly applied to the internal main circuit 7 through the transistor 62 or 23. Thereby, operation conditions of logic circuits in the internal main circuit 7 are maintained.

FIG.4



EP 0 461 788 A2

BEST AVAILABLE COPY
Rank Xerox (UK) Business Services

AL

BACKGROUND OF THE INVENTION

Field of the Invention

The present invention relates to a semiconductor integrated circuit device, and particularly to a semiconductor integrated circuit device provided with an internal stepdown circuit for stepping down a supply voltage applied from an external power supply.

Description of the Prior Art

In semiconductor memory devices such as dynamic random access memories (DRAMs) and static random access memories (SRAMs), reduction in size has been done to improve the degree of integration, and thus sizes of transistors have been extremely reduced. For instance, DRAMs of 16M bits or SRAMs of 4M bits have used the transistors in the order of $0.5\mu\text{m}$. However, if such small transistors were used under a standard supply voltage of 5V, an excessive electric field would be applied to the transistors, and thus a reliability would not be ensured due to problems such as hot electrons.

Accordingly, there has been such attempts that an internal stepdown circuit is arranged in the semiconductor integrated circuit device so as to step down an external voltage by the internal stepdown circuit before it is supplied to internal circuits, and thus to reduce the electric field applied to the minute transistors.

Fig. 5 is a circuit diagram illustrating a conventional internal stepdown circuit disclosed, for instance, in "A New On-Chip Voltage Converter for Submicrometer High-Density DRAM's" (Journal of Solid-State Circuits, Vol.SC-22, No.3, June 1987, pp. 437-441). The illustrated internal stepdown circuit essentially consists of a reference voltage generator circuit 1 and an internal voltage correcting circuit 2. The reference voltage generator circuit 1 is adapted to generate a reference voltage V_{REF} with respect to the internal voltage correcting circuit 2, and include P-type MOS transistors (will be called as "PMOS transistors" hereinafter) 1a-1e. The PMOS transistors 1a-1c are connected in series to each other and are interposed between a supply input terminal 3 and the ground GND. Specifically, the PMOS transistor 1a has a source connected to the supply input terminal 3. The PMOS transistor 1b has a source connected to a drain of the PMOS transistor 1a. The PMOS transistor 1c has a source connected to a drain of the PMOS transistor 1b. The PMOS transistor 1c has a drain connected to the ground GND. The PMOS transistor 1a has a gate connected to a source of the PMOS transistor 1b. The PMOS transistor 1b

has a gate connected to a source of the PMOS transistor 1c. The PMOS transistor 1c has a gate connected to the ground GND. Thus, these PMOS transistors 1a-1c are used as resistors, respectively, and constitute a resistive potential divider circuit. The supply input terminal 3 receives a supply voltage Ext.Vcc from an external power supply (not shown). Other PMOS transistors 1d and 1e are connected in series to each other, and are interposed between the supply input terminal 3 and the ground GND in parallel to the above PMOS transistors 1a-1c. Specifically, the PMOS transistor 1d has a source connected to the supply input terminal 3 and the PMOS transistor 1e has a source connected to a drain of the PMOS transistor 1d. The drain of the PMOS transistor 1e is connected to the ground GND. The gate of the PMOS transistor 1d is connected to the drain of the PMOS transistor 1b and the source of the PMOS transistor 1c. The gate of the PMOS transistor 1e is connected to the ground GND.

The internal voltage correcting circuit 2 is adapted to correct an internal voltage V_{INT} based on the reference voltage V_{REF} so as to prevent the fluctuation of the internal voltage V_{INT} which may be caused by the fluctuation of the supply voltage Ext.Vcc , and is formed of a current quantity switching circuit 21, a voltage comparator circuit 22 and an output transistor 23. The current quantity switching circuit 21 is adapted to switch a current quantity supplied to the voltage comparator circuit 22 in accordance with switching between an active mode and a standby mode of the semiconductor integrated circuit device, and is formed of two PMOS transistors 21a and 21b interposed in parallel between the supply input terminal 3 and the voltage comparator circuit 22. The PMOS transistor 21a has a source connected to the supply input terminal 3 and a gate for receiving a clock signal ϕ . The PMOS transistor 21b has a source connected to the supply input terminal 3 and a gate connected to the ground GND. The voltage comparator circuit 22 is adapted to make a comparison between the reference voltage V_{REF} applied from the reference voltage generator circuit 1 and the internal voltage V_{INT} supplied from the output transistor 23 and to control a conductivity of the output transistor 23 in accordance with a result of the comparison, and is formed of two PMOS transistor 22a and 22b and two N-channel MOS transistors (will be called as "NMOS transistors" hereinafter) 22c and 22d. The PMOS transistor 22a has a source connected to the drains of the PMOS transistors 21a and 21b, a drain connected to a drain of the PMOS transistor 22c and a gate connected to the drain of the PMOS transistor 1d and the source of the PMOS transistor 1e. The PMOS transistor 22b has a source connected to the drains of the PMOS tran-

sistors 21a and 21b, a drain connected to a drain of the NMOS transistor 22d and a gate connected to the source of the output transistor 23. Sources of the NMOS transistors 22c and 22d are connected to the ground GND. Gates of the NMOS transistors 22c and 22d are commonly connected to the drain of the PMOS transistor 22b. Further, the drains of the PMOS transistor 22a and the NMOS transistor 22c are connected to the gate of the output transistor 23. The output transistor 23 is formed of a PMOS transistor of which source is connected to the supply input terminal 3.

The internal stepdown circuit of the prior art shown in Fig. 5 operates as follows.

First, operations of the reference voltage generator circuit 1 will be described below. The PMOS transistors 1a-1c are in resistance connection and are interposed between the supply input terminal 3 and the ground GND, so that a node P between the drain of the PMOS transistor 1b and the source of the PMOS transistor 1c has a potential of $\text{Ext.Vcc} - 2 \times |V_{TP}|$, in which V_{TP} is a threshold voltage of the PMOS transistor. Since the node P is also connected to the gate of the PMOS transistor 1d, the potential at the node P is also a gate potential in the PMOS transistor 1d. Therefore, a potential difference between the source and drain of the PMOS transistor 1d is not affected by the fluctuation of the supply voltage Ext.Vcc and always kept at a constant value ($= 2 \times |V_{TP}|$). Thus, a saturation current I_d flowing in the PMOS transistor 1d is always kept constant. However, this saturation current I_d does not flow into the voltage comparator circuit 22 and thus is entirely supplied to the PMOS transistor 1e. Accordingly, the current I_e flowing in this PMOS transistor 1e is always constant ($I_e = I_d$). Since the potential at the drain of the PMOS transistor 1e is fixed to the ground potential of 0V(zero volt), the potential at the source of the PMOS transistor 1e has a constant value ($= V_{REF}$) if the current I_e is constant. Therefore, the reference voltage generator circuit 1 will always generate the constant reference voltage V_{REF} .

Operations of the internal voltage correcting circuit 2 will be described below. When the semiconductor integrated circuit device provided with the internal stepdown circuit in Fig. 5 is in an active mode, the clock signal ϕ is at an "L" level. Therefore, the PMOS transistor 21a is kept ON in the active mode. Meanwhile, the PMOS transistor 21b is always in the ON state because its gate is connected to the ground GND. Therefore, both the PMOS transistors 21a and 21b are turned on in the active mode, and thus a large current is supplied to the voltage comparator circuit 22. The voltage comparator circuit 22 compares the reference voltage V_{REF} with the internal voltage V_{INT} . When the voltage V_{REF} becomes smaller than the voltage

V_{INT} , for instance, due to the increase of the internal voltage V_{INT} caused by the increase of the supply voltage Ext.Vcc or other reasons, the conductivity of the PMOS transistor 22b decreases. Correspondingly, the potential at the drain of the PMOS transistor 22b decreases, and thus the conductivity of the NMOS transistor 22c decreases. Consequently, the potential at the drain of the NMOS transistor 22c increases, resulting in reduction of the conductivity of the output transistor 23. Accordingly, the internal voltage V_{INT} decreases to the same value as the voltage V_{REF} ($V_{INT} = V_{REF}$). Conversely, if the internal voltage V_{INT} decreases smaller than the reference voltage V_{REF} ($V_{REF} > V_{INT}$) controlling is carried out in a manner contrary to the above, and thus the internal voltage V_{INT} is stably maintained at the reference voltage V_{REF} .

As described above, the internal stepdown circuit in Fig. 5 generates the internal voltage V_{INT} independent of the supply voltage Ext.Vcc. This internal voltage V_{INT} is applied to respective internal circuits in the semiconductor integrated circuit device.

When the semiconductor integrated circuit device provided with the internal stepdown circuit 2 in Fig. 5 is in a standby condition, the clock signal ϕ is at the "H" level and the PMOS transistor 21a is maintained in an OFF state. Consequently, the current quantity supplied from the current quantity switching circuit 21 to the voltage comparator circuit 22 is reduced, resulting in reduction of the consumption power in the standby mode.

As described above, the internal stepdown circuit of the prior art shown in Fig. 5 is intended to reduce the consumption power in the standby mode by setting the PMOS transistor 21a at the OFF state in the standby mode. However, even when the PMOS transistor 21a is turned off, a current is supplied to the voltage comparator circuit 22 in the standby mode through the PMOS transistor 21b, because this PMOS transistor 21b is turned on. Further, the internal stepdown circuit of the prior art shown in Fig. 5 has structures in which the current flows in the reference voltage generator circuit 1 even in the standby mode.

Therefore, the internal stepdown circuit of the prior art shown in Fig. 5 still has a serious problem that the consumption power cannot be sufficiently reduced.

SUMMARY OF THE INVENTION

Accordingly, it is an object of the invention to provide a semiconductor integrated circuit device comprising an internal stepdown circuit in which a consumption power is remarkably reduced in a standby mode.

A semiconductor integrated circuit device ac-

According to the invention comprises internal step-down means for stepping down a supply voltage supplied by an external power supply, inactivating means for inactivating the internal stepdown means in a standby mode, and a supply voltage applying means for directly applying a supply voltage, which is supplied from the external power source, to a main circuit in the standby mode.

In the present invention, since the internal step-down means is inactivated in the standby mode, a current does not flow in the internal stepdown means and thus a consumption power is remarkably reduced. Further, the supply voltage supplied from the external power supply is directly applied to the main circuit in the standby mode, so that respective logic circuits in the main circuit maintain operation conditions thereof.

The foregoing and other objects, features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a schematic block diagram illustrating structures of an embodiment of the invention;

Fig. 2 is a circuit diagram illustrating an example of an internal stepdown circuit shown in Fig. 1;

Fig. 3 is a circuit diagram illustrating another example of an internal stepdown circuit shown in Fig. 1;

Fig. 4 is a circuit diagram illustrating still another example of an internal stepdown circuit shown in Fig. 1; and

Fig. 5 is a circuit diagram illustrating a conventional internal stepdown circuit.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

In Fig. 1, which is a schematic block diagram illustrating structures of an embodiment of the invention, a semiconductor substrate 5 includes an internal stepdown circuit 6, an internal main circuit 7 and a timing generator 8 formed thereon. The internal stepdown circuit 6 steps down a supply voltage Ext.Vcc supplied from an external power supply (not shown) through a supply input terminal 3 and generates an internal voltage V_{INT}, which is applied to the internal main circuit 7. The internal main circuit 7 includes various circuits such as a memory or memories, a gate array logic(s) and a microcomputer(s), which are selected in practice depending on a type of the semiconductor integrated circuit device. The timing generator 8 receives an external chip select signal Ext.CS through a mode signal input terminal 9 provided in

the semiconductor substrate 5. This external chip select signal Ext.CS is a signal for switching an operation mode of the semiconductor integrated circuit device between an active mode and a standby mode. The timing generator 8 generates various timing signals CS and \overline{CS} based on the external chip select signal Ext.CS applied thereto. These timing signals are applied to the internal stepdown circuit 6 and the internal main circuit 7.

In Fig. 2, which is a circuit diagram illustrating an example of the internal stepdown circuit 6 shown in Fig. 1, the internal stepdown circuit illustrated therein includes the reference voltage generator circuit 1 and the internal voltage correcting circuit 2 similarly to the internal stepdown circuit of the prior art shown in Fig. 5. Further, the internal stepdown circuit in Fig. 2 includes an NMOS transistor 61 for inactivating the reference voltage generator circuit 1 and the internal voltage correcting circuit 2 in the standby mode, and also includes a PMOS transistor 62 for directly applying the supply voltage Ext.Vcc to the internal main circuit 7 in the standby mode. The NMOS transistor 61 has a drain connected to drains of the PMOS transistors 1c and 1e and to sources of the NMOS transistors 22c and 22d, and has a source connected to the ground GND. A gate of the NMOS transistor 61 receives a timing signal CS from the timing generator 8. The PMOS transistor 62 has a source connected to the supply input terminal 3 and a drain connected to the drain of the output transistor 23. A gate of the PMOS transistor 62 receives the timing signal \overline{CS} from the timing generator 8. Other structures are the same as or similar to those of the internal stepdown circuit of the prior art shown in Fig. 5, and corresponding parts and members are denoted by the same reference numbers and are not described below.

Now, operations of the internal stepdown circuit shown in Fig. 2 will be described. In the active mode, the timing signal CS is at the "H" level. Therefore, the NMOS transistor 61 is turned on, and the PMOS transistor 62 is turned off. Accordingly, current paths are formed between the reference voltage generator circuit 1 and the ground GND, and between the internal voltage correcting circuit 2 and the ground GND, and both the reference voltage generator circuit 1 and the internal voltage correcting circuit 2 are activated. At this time, the reference voltage generator circuit 1 and the internal correcting circuit 2 perform completely same operations as those of the reference voltage generator circuit 1 and the internal voltage correcting circuit 2 in Fig. 5 in the active mode. That is, the reference voltage generator circuit 1 steps down the supply voltage Ext.Vcc to generate a reference voltage V_{REF}, and the internal voltage correcting circuit 2 corrects the fluctuation of the

internal voltage V_{INT} based on the reference voltage V_{REF} . In the standby mode, the timing signal CS is at the "L" level. Therefore, the NMOS transistor 61 is turned off, and the PMOS transistor 62 is turned on. Due to the OFF state of the NMOS transistor 61, the current path between on one hand the reference voltage generator circuit 1 and the internal voltage correcting circuit 2 and on the other hand the ground GND is shut off, and both the reference voltage generator circuit 1 and the internal voltage correcting circuit 2 are inactivated. Thus, the current does not flow in both the reference voltage generator circuit 1 and the internal voltage correcting circuit 2 in this condition, resulting in remarkable reduction of the power consumption in the standby mode. On the other hand, the PMOS transistor 62 is turned on, so that the supply voltage Ext.Vcc is directly applied thorough this PMOS transistor 62 to the internal main circuit 7, whereby the respective logic circuits in the internal main circuit 7 maintain the operation conditions thereof (e.g., storing of data in memories).

In the standby mode, since the current does not flow in almost every transistor in the internal main circuit 7, which is particularly remarkable in SRAMs, the respective transistors are in such a condition that hot electrons are hardly produced. Therefore, no problem is caused even if the supply voltage Ext.Vcc is directly applied to the internal main circuit 7 in the standby mode. The circuit structures can be simplified in such a design that the supply voltage Ext.Vcc is directly applied to the internal main circuit 7. Further, since the current hardly flows in the standby mode, the PMOS transistor 62 can have a small size.

Fig. 3 is a circuit diagram illustrating another example of the internal stepdown circuit 6 shown in Fig. 1. In the above described internal stepdown circuit shown in Fig. 2, the NMOS transistor 61 forming inactivating means is interposed between the ground GND and a node connecting the reference voltage generator circuit 1 and the internal voltage correcting circuit 2. Conversely, in the internal stepdown circuit shown in Fig. 3, a PMOS transistor 63 forming inactivating means is interposed between the power supply input terminal 3 and a node connecting the reference voltage generator circuit 1 and the internal voltage correcting circuit 2. Specifically, the PMOS transistor 63 has a source connected to the supply input terminal 3 and a drain connected to sources of the PMOS transistors 1a, 1d, 21a and 21b. Further, a gate of the PMOS transistor 63 receives an inverted signal \overline{CS} of the timing signal CS from the timing generator 8. Other structures are same as or similar to those of the internal stepdown circuit shown in Fig. 2, and corresponding parts and members are denoted by the reference numbers and are not de-

scribed below.

Now, operations of the internal stepdown circuit 2 shown in Fig. 3 will be described below. In the active mode, the timing signal CS is at the "H" level, and the timing signal \overline{CS} is at the "L" level. Therefore, the PMOS transistor 62 is in the OFF state and the PMOS transistor 63 is in the ON state. Thus, the reference voltage generator circuit 1 and the internal voltage correcting circuit 2 are activated. Meanwhile, in the standby mode, the timing CS is at the "L" level, and the timing signal \overline{CS} is at the "H" level. Therefore, the PMOS transistor 62 is in the ON state and the PMOS transistor 63 is in the OFF state. Therefore, the reference voltage generator circuit 1 and the internal voltage correcting circuit 2 are inactivated, and thus the current does not flow in these reference voltage generator circuit 1 and the internal voltage correcting circuit 2. Further, the supply voltage Ext.Vcc is directly applied from the supply input terminal 3 through the PMOS transistor 62 to the internal main circuit 7.

Fig. 4 is a circuit diagram illustrating still another example of the internal stepdown circuit 6 shown in Fig. 1. The internal stepdown circuits shown in Figs. 2 and 3 are designed to apply the supply voltage Ext.Vcc to the internal main circuit 7 through the PMOS transistor 62 in the standby mode. Conversely, the internal stepdown circuit shown in Fig. 4 is designed to apply the supply voltage Ext.Vcc to the internal main circuit 7 through the output transistor 23 in the standby mode. For this purpose, the source of the output transistor 23 is directly connected to the supply input terminal 3. Further, a NMOS transistor 64 is interposed between the gate of the output transistor 23 and the ground GND. A gate of the NMOS transistor 64 is adapted to receive the timing signal \overline{CS} from the timing generator 8. The timing signal \overline{CS} is at the "H" level in the standby mode, whereby the PMOS transistor 63 is in the OFF state and the NMOS transistor 64 is in the ON state. Consequently, a current supply path to the reference voltage generator circuit 1 and the internal voltage correcting circuit 2 is shut off, and the reference voltage generator circuit 1 and the internal voltage correcting circuit 2 are inactivated. Further, the gate potential of the output transistor 23 equals to the ground potential, so that this output transistor 23 becomes completely conductive. Therefore, the supply voltage Ext.Vcc is directly applied to the internal main circuit 7 through the output transistor 23.

According to the invention, as described hereinabove, since the internal stepdown means is inactivated and the supply voltage is directly applied to the main circuit in the standby mode, the consumption power can be remarkably reduced in

the standby mode, and the operation conditions of the respective logic circuits in the main circuit can be maintained.

Although the present invention has been described and illustrated in detail, it is clearly understood that the same is by way of illustration and example only and is not to be taken by way of limitation, the spirit and scope of the present invention being limited only by the terms of the appended claims.

Claims

1. A semiconductor integrated circuit device for stepping down a supply voltage supplied from an external power supply to apply said supply voltage to a main circuit, having an active mode and a standby mode, comprising;
 internal stepdown means for stepping down the supply voltage supplied by said external power supply;
 inactivating means for inactivating said internal stepdown means in said standby mode; and
 supply voltage applying means for directly applying said supply voltage, which is supplied from said external power source, to said main circuit in said standby mode.
2. A semiconductor integrated circuit device according to claim 1, wherein
 said inactivating means includes switching means for shutting off a current flowing from said internal stepdown means to a reference potential source in said standby mode.
3. A semiconductor integrated circuit device according to claim 1, wherein
 said inactivating means includes switching means for shutting off a current flowing from said external power supply to said internal stepdown means in said standby mode.
4. A semiconductor integrated circuit device according to claim 1, wherein
 switching between said active mode and said standby mode is controlled by an external chip select signal; and
 said inactivating means and said source voltage applying means operate in response to a timing signal corresponding to said chip select signal.
5. A semiconductor integrated circuit device according to claim 4, wherein
 said supply voltage applying means is posed between said external power supply and a supply input terminal of said main circuit,

and includes a switching element performing a switching operation in response to a timing signal corresponding to said chip select signal.

6. A semiconductor integrated circuit device according to claim 1, wherein said supply voltage application means includes;
 a first transistor element having a control electrode and being posed between said external power supply and a supply input terminal of said main circuit; and
 a second transistor element posed between said control electrode of said first transistor element and said reference potential source, performing a switching operation in response to a timing signal corresponding to said chip select signal.
7. A semiconductor integrated circuit device according to claim 6, wherein
 said first transistor element is used as an output transistor for outputting a stepped down voltage to said main circuit in said active mode.

FIG.1





FIG. 2






FIG. 3

FIG. 4





FIG. 5





0 461 788 A3

EUROPEAN PATENT APPLICATION

②¹ Application number: 91304973.0

⑤ Int. Cl.⁵. G05F 1/46, G05F 3/24

② Date of filing: 31.05.91

③ Priority: 14.06.90 JP 157902/90

④ Date of publication of application:
18.12.91 Bulletin 91/51

⑧ Designated Contracting States:
DE FR GB

⑨ Date of deferred publication of the search report:
19.08.92 Bulletin 92/34


**(71) Applicant: MITSUBISHI DENKI KABUSHIKI
KAISHA
2-3, Marunouchi 2-chome Chiyoda-ku
Tokyo(JP)**

(72) Inventor: Murakami, Shuji
c/o Mitsubishi Denki K.K. LSI Kenkyusho,
1 Mizuhara 4-chome, Itami-shi,
Hyogo-ken(JP)
Inventor: Fujishima, Kazuyasu
c/o Mitsubishi Denki K.K. LSI Kenkyusho
1 Mizuhara 4-chome, Itami-shi,
Hyogo-ken.(JP)

**(74) Representative: Beresford, Keith Denis Lewis
et al
BERESFORD & Co. 2-5 Warwick Court High
Holborn
London WC1R 5DJ(GB)**

⑤ Semiconductor integrated circuit device.

(57) In an active mode, a transistor 61 or 63 is turned on, so that a reference voltage generator circuit 1 and an internal voltage correcting circuit 2 are activated. Consequently, an internal voltage V_{INT} which is stepped down is applied to an internal main circuit 7. Conversely, in a standby mode, a transistor 61 or 63 is turned off, so that the reference voltage generator circuit 1 and the internal voltage correcting circuit 2 are inactivated. Consequently, the current does not flow in the reference voltage generator circuit 1 and the internal voltage correcting circuit 2, resulting in reduction of a consumption power. Simultaneously, a transistor 62 or 64 is turned on, so that a source voltage $Ext.V_{cc}$ is directly applied to the internal main circuit 7 through the transistor 62 or 23. Thereby, operation conditions of logic circuits in the internal main circuit 7 are maintained.





European Patent
Office

EUROPEAN SEARCH REPORT

Application Number

EP 91 30 4973

DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claims	CLASSIFICATION OF THE APPLICATION (Int. CL.5)
X	US-A-4 691 123 (HASHIMOTO) * column 3, line 9 - line 63 * * column 4, line 45 - column 5, line 53; figures 1-5 *	1-7	G05F1/46 G05F3/24
A	US-A-4 649 291 (KONISHI) * column 5, line 12 - column 6, line 6; figures 2-5 *	1-7	
A	JAPANESE JOURNAL OF APPLIED PHYSICS, SUPPLEMENTS 16TH INT. CONF. SOLID STATE DEVICES AND MATERIALS 30 August 1984, TOKYO, JAPAN pages 74 - 75; SAKURAI ET AL: 'VLSI-ORIENTED VOLTAGE DOWN CONVERTER WITH SUB-MAIN CONFIGURATION' * the whole document *	1-7	
			TECHNICAL FIELDS SEARCHED (Int. CL.5)
			G05F G11C
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 18 JUNE 1992	Examiner CLEARY F.M.
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document I : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons A : member of the same patent family, corresponding document			

EPO FORM 150 (01.92) (P001)

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☐ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.